Abstract. This work proposes a low-cost and low-power
Introduction
Software Defined Radio (SDR) plays a key role in present and future wireless communications; its advantage over hardware realization is in providing flexible, maintainable, and low-cost radio equipment [1] . Since software can be modified, cancelled and upgraded, SDR has become popular both in products and in research, like mainstream cognitive radio [2] as well in more selected applications like reconfigurable antennas [3] , [4] ; SDR is also an optimal approach for researchers and students to experiment with radio communication and signal processing concepts [5] . It is also well accepted in military, satellite communication and Vehicular Ad Hoc Networks (VANET) primarily for safety, security and privacy issues which can be meet by means of the SDR flexibility [6] , [7] . However, such flexibility comes at the expense of increased power consumption, that is the challenge to overcome today. This work targets the implementation of a low-power and low-cost IEEE 802.11 a/g/p SDR on General Purpose Platforms (GPP).
Since GPP implementation is not the only option addressed by the scientific community we first briefly review the current state-of-the-art of general SDR implementation; we will next focus on the state-of-the-art for GPP SDR implementation.
State of the Art: General Implementation of SDR
Existing platforms to implement SDR include Field Programmable Gate Array (FPGA), Digital Signal Processors (DSP), GPP and combinations of these to distribute the computational complexity of the software radio to the most appropriate resource. Low-power and low-cost FPGA platforms are usually employed to accelerate some performancecritical functions of a software radio [8] . However, a full stack IEEE 802.11 a/g/p SDR implementation requires a costly hardware along with a large consumption as reported by the open-source SDR implementation proposed in [9] . Another disadvanges of FPGA is that, at present, they can be only partially reconfigured at run-time [10] . Performance-critical SDR tasks are also well assessed on DSP platforms, which are architectures specialized for signal processing. Atomix, a framework able to convert C code into DSP is presented in [11] . This publication illustrates a partial implementation of the IEEE 802.11a transceiver, with a reported consumption of 7 W. On the contrary our implementation targets the full IEEE 802.11 a/g/p SDR (i.e. transmitter and receiver) on a low-power GPP. Furthermore, [11] does not account for the consumption of the Front-End (FE); the Universal Software Radio Peripheral (USRP)2 series employed in the test has a consumption of about 14W, and a significant cost. Finally, [11] does not clarify when and if the framework (including the partial IEEE 802.11a implementation) will be released as a free and open-source. It is also not clear if this framework could be used with a specific DSP hardware only (i.e. TI6670). Therefore, this solution is interesting and promising, but at present it is still at too early a stage to be assessed as low-cost and/or low-power; in contrast, our proposed work provides a complete implementation of the system and its validation.
State of the Art: SDR Implementation on GPP
GPPs are architectures designed to perform more general operation and they are commercially available at lowcost. This explains why they are so widespread. They are fully flexible and provide the advantages of dynamically controlling both hardware and software components of a radio. For example, a Linux shell script can schedule when the radio app and the FE should be active or off to further reduce energy consumption.
However, the development of a low-power and lowcost full stack IEEE 802.11 a/g/p SDR is still challenging on GPP. First, this implementation requires a low-cost and low-power FE for direct baseband conversion over the desired frequency range. Commercial Digital Video BroadcastTerrestrial (DVB-T) hardware receivers, like Realtek-2832U chip [12] , have been discovered to be programmable by the SDR community, and software to feed the In-phase and Quadrature components (I/Q) of the received signal into a host PC has been developed [13] . This device offers the cheapest way to play with SDR concepts, but its frequency coverage is limited to Ultra-High Frequency (UHF) band, therefore is useless for standards that rely on Industrial, Scientific and Medical (ISM) bands (e.g. 2.4 GHz and 5.8 GHz). Thus, a transceiver equipment like the HackRF FE is required to play with SDR at the mentioned bands [14] .
Secondly, code performance is an issue. A straightforward software implementation of the IEEE 802.11 a/g/p standard, like the one offered by the GNU Radio community, can only run on desktop PC, due to its high computational power demand [15] . This limitation is immediately apparent when investigating the performance of the software into low-power boards; this is seen, e.g., in the snapshots reported in Fig. 1 , that refer to the output of GNU Radio flowgraph. While the 802.11 standard would require a sampling rate of 20 MHz, when the available GNU Radio software is run at a sampling rate of 2 MHz, the integrated cores reach saturation and events like buffer underflow/overflow occur over the upcoming/incoming samples stream respectively. At this sampling rate (F s,max = 2 MHz), the software receiver shows a high error rate of about 75 % that comes with overflows ("O" in the output display) and core saturations, which are inter-related, and most of the frames are corrupted and discarded. This happens because the processing Compiler output (make) building the work [16] . Issue preventing usability on platform different from X86 due to the lack of general implementation of part of the IEEE 802.11 software.
capability of the low-power board is insufficient for the existing state of the art GNU radio implementation. Even more evidently, perhaps, the board goes in protection state after a few minutes of operation.
Some parts of this code have been recently optimized in [16] . The work in [16] was a source of inspiration to the present work; unfortunately, the code is not portable in architectures different from X86 (i.e. SSE2 instruction set) due to the lack of a generic implementation of a part of the software. This issue prevents installation on platforms different from X86, as reported in Fig. 2 , thus requiring modifications to run on the targeted low-power platforms. Furthermore, although the code has optimized for real-time performance, [16] does not state or discuss the amount of throughput achieved with the proposed improvements. Among all possible framework for the development of SDR [17] , we selected GNU Radio since it is free, open-source, comes with a wide availability of signal processing libraries and a vast community [18] . To the best of our knowledge, the GNU Radio framework (as well as other SDR implementations) is fully optimized for the X86 processor architecture, where the compiler toolchain can fully exploit specific architectural features to improve efficiency. For instance, in [19] the authors describe a SDR code optimized for the X86 architecture, targeting multicore acceleration; but it is not released as an open-source. Conversely, Advanced Reduced instruction set computing Machine (ARM)-based processors still suffer from a lack of good compiler support, and from the lack of specific features available in X86 counterparts [20] , [21] . In fact, no low-power implementations have been reported so far, especially on the new generation of low-cost, power-efficient ARM platforms [22] . It is also worth noting that GNU Radio framework officially supports only X86 processors, thus providing no guarantees for its porting on ARM (or other) processors.
The open-source Sora project is, at present, a complete realtime SDR compliant with the IEEE 802.11 standard; however, this implementation requires a specific and costly hardware, and it needs to be employed on a PC [23] as opposed to the application targeted here.
With the aim to provide low-cost and low-power SDR, the present work is intended to overcome the above limitations, and to yield SDR software requiring minimal hardware, i.e. a low-power and low-cost FE and GPP.
Proposed SDR Implementation on GPP
In our intended application, there are no stringent requirements in terms of real-time performance; this allows to target low-power and low-cost GPP processor instead of DSP or FPGA implementations. As a result, our solution also maintains a significantly larger flexibility and code portability over other platforms. For example, in the case of a change of the GPP architecture, our solution only requires the code to be recompiled without the need for making changes in the source code. We start from a generic SDR implementation of the IEEE 802.11 a/g/p for desktop PC that at present is the only free and open-source software, and illustrate how to enhance code performance to achieve integration in low-power GPP while maintaining software portability, at minimal SDR cost.
To the best of our knowledge, there is no other implementations that provide SDR IEEE 802.11 a/g/p with the obtained performance on low-power and low-cost ARM-based boards. The code is available online at [24] .
The paper is structured as follows. We start by reviewing requirements and available hardware for the FE (Sec. 2.1) and the GPP (Sec. 2.2); we then describe the realization of the SDR by describing the proposed method (Sec. 3) and we present the achieved results in Sec. 4. Section 5 collects the conclusions and perspectives.
Hardware Issues
We begin by discussing hardware issues, with specific attention to low power, and their impact and requirements on software development.
Front-End Issues
This section provides an overview of possible FEs suitable for the SDR implementation of the IEEE 802.11 a/g/p in GNU Radio and discusses the related issues. To the best of our knowledge, valuable FE options for lowcost and low-power SDR which cover the IEEE 802.11 bands are summarized in the following with comments relevant to the present endeavor:
• Hack RF (299$), supported by GNU Radio; Half-duplex operations only.
• microSDR (expected 100$) according to [8] ; at the time of this publication it is still under fabrication.
• PicoZeD SDR 1x1 (750$) [25] ; Supported by Matlab and Simulink, but not guaranteed for GNU Radio.
• USRP-B series (more or less 800$ based on the model); supported by GNU Radio, Full-duplex operations.
Other FEs as Lime SDR are not considered in this discussion since they do not provide coverage at 5.8 GHz [26] , [27] . In view of the above, our analysis and tests have considered the only two viable solutions, i.e. Hack RF and USRP-B. In the following we will discuss tests and findings that have guided our final selection.
A simplified circuit that shows analog and digital components of the receiver side is depicted in Fig. 3 . The signal received in the bandwidth of interest is baseband transformed via a frequency down-conversion process. This analog elaboration produces a complex signal made up of I/Q components. Then Analog to Digital Converters (ADC)s map the analog values of the I/Q components to discrete levels. These converters have fixed sampling rate, thus a digital interpolation and decimation process is usually applied to get the sampling rate required by the intended communication standard. Finally, the digital I/Q sample stream is feed in the GPP for digital signal processing tasks. The same chain (reversed), applies to the transmission process. The first issue to address is the interface between the FE and the low-power GPP. In other worlds, the interface has to support the transfer rate R T in bps as described by the following equation:
where I bits and Q bits are the ADC bits dedicated to the Inphase and Quadrature component respectively, while F s,max is the sampling rate (in Hz) required by the intended communication standard.
The Hack RF uses the Universal Serial Bus (USB) v2.0 interface, which nominally supports 480 Mbps transfer rate; in this specific device the ADCs have 8 bits resolution for the I/Q components; inserting these values in (1), together with the IEEE 802.11 maximum sampling rate of F s,max = 20 MHz, one obtains R T = 320 Mbps; thus, it appears to be fine for unidirectional (half-duplex) communication.
Ettus Research USRP-B operates via USB v3.0, which nominally supports 5 Gbps transfer rate. This FE provides 12 bits ADCs for I/Q, that coupled to a sampling rate of F s,max = 20 MHz (IEEE 802.11) gives a transfer rate of 560 Mbps, i.e. a large margin with respect the USB v3.0 limit [28] .
However, as part of the selection process, we performed standard transfer tests on both these front-ends; we found the behaviors reported in the snapshots in Figs. 4 and 5, and summarized by the data in Tab. 1.
It is apparent from these data that none is actually compliant with the IEEE 802.11 standard as both are unable to sustain the required sampling rate (i.e. 20 MHz). Hack RF is capable to transfer I/Q data into low-power GPP at such rate in standalone, while only in half-duplex mode. On the contrary, when associated to any IEEE 802.11 software the effective rate is very reduced, probably because the transceiver loses the execution priority with respect the tasks of the running software (i.e. availability of threads to perform its task on time). Conversely, USRP-B fails the transfer test at 20 MHz rate in full-duplex mode even in standalone. In view of the results in Tab. 1, we have selected USRP-B as front-end; it is apparent that (in a symmetrical link) there is no significant difference in throughput between half-and full-duplex; most of our results will refer to half-duplex operation for simplicity. Tab. 1. The maximum sampling rate at which front-end devices passed the standard transfer tests on the low-power board in standalone, and coupled with existing IEEE 802.11 software. 
GPP Platform
To satisfy the requirements of a more energy-efficient hardware, with low-cost property (74$) and small form factor, we targeted this project to the Odroid-XU4 [29] . This ARMbased board is made up by a selectable high performance quad-core Cortex-A15 and a lower-performance quad-core Cortex-A7 Cental Processing Unit (CPU)s. These processors include Neon-technology, an instruction set able to accelerate signal processing algorithm [30] . The drawback is that they come with a specific Linux distributions that in general does not perform fast enough for a SDR environment, e.g. slow USB buffer copies could prevent the interaction with the FE. A kernel modification is then required to fully exploit the performance of such boards. The downgrade of the kernel is accomplished by recompiling with options full kernel-preemption, overclocking and Neon.
Operations, Algorithms and Optimizations
The processing required by the IEEE 802.11 to code and decode its waveform involves a massive number of arithmetic operations. Therefore, in the following we will analyze the most relevant such computational tasks, with a specific emphasis on those that can be substantially improved; this will constitute the starting point of the optimization.
In order to identify bottlenecks and heavy processing blocks of the IEEE 802.11 a/g/p flowgraph for GNU Radio we employed Control Port (CP) monitor performance, a tool recently added in GNU Radio by the work [31] . Figure 6 shows a simplified flowgraph description of the IEEE 802.11 a/g/p baseband processing showing with a lighter color the blocks we found critical according to CP, and that have been restructured by this work. The following sub-sections will discuss the restructuring of such flowgraph in the order of the proposed optimization methods.
A first note is about Fast Fourier Transform (FFT) and its inverse; they are basic functions that GNU Radio provides; accelerations of these functions are already available [32] , and thus will be not discussed here.
Platform Generic Optimization
A ubiquitous source of inefficiency is the handling of shift register which are to perform a large number of operations. However, shift registers have a finite set of possible states and therefore their associated operation can be computed once at run-time and stored in Look Up Tables (LUT) . This operation is beneficial in typical SDR platform since they are processor-based system with large amounts of available memory that can be exploited for reducing the runtime complexity of signal processing tasks. This approach is also discussed in [23] but never addressed from the implementation point of view.
Another significant enhancement in performance is obtained by operating on bytes instead of bits since the same operation is parallelized over 8 bits at the same time.
Some examples of operations to which this optimization process is applied are:
• Scrambler process
• Convolutional encoder
• Interleaving
• CRC computation Significant improvements can also be reached by unrolling for-loops. This is the case of the OFDM Carrier Allocator. Its body was constituted by an initialization of a large output buffer onto which two sequential loops write information and pilot symbols, respectively. In our implementation of the OFDM Carrier Allocator the information, pilot symbols and guard intervals are allocated cyclically avoiding initialization and stressing loops. This effectively reduces the computational complexity on all architectures and, even more so, on ARM-based board since the compiler is not able to efficiently handle for-loops. The proposed implementation of the OFDM Carrier Allocator is reported in Appendix.
Regarding the demapping-decision process, we have implemented the same suboptimal method that has recently added online by the work [16] . We found that this method gives a 70× boost in the code speedup with respect the optimal method proposed by the IT++ library. Several authors have investigated the performance of this approach, and the works in [33] [34] [35] have demonstrated a loss of only 2 dB in the Bit Error Rate (BER).
Finally, frequency offset compensation and equalization are not modified since the CP analyses has not revealed critical aspects in performance.
A Practical Example of Platform Generic Optimization
To provide a concrete example, in the following we report a step-by-step demonstration to speedup the scrambling processing function, showing some tricks. The IEEE 802.11 a/g/p scrambler is defined by (2) , which shows the polynomial representation
Its flow graph is reported in Fig. 7 . The scrambler Shift Register (SR) starts with the all-ones state. The Pseudo-Random Binary Sequence (PRBS) is periodic and repeats after a period defined in the (3), which shows the number of possible states. where the general work describes the part that reads inputs, processes, and writes outputs. This code offers poor performance since carry out many operations for each input bit. The complexity of signal processing can be reduced by exploiting memory availability. Since PRBS is periodic, it can be generated once in the constructor and stored in a LUT. In C/C++ programming language, the constructor is a section of code executed only once at run-time (i.e. when the object is created). We proposed the following restructuring of the PRBS: As a consequence, the number of operation reduces to a memory access and an XOR operation for each bit. Furthermore, a second step optimization is still possible by operating on bytes instead of bits. In this case eight information bits are 0  0  11111110  1  0  11111100  2  0  11111000  3  0  11110000  4  1 Then, assuming that input data are packed in a byte (i.e. 8 bit to process at once), the processing operation reduces to: where 8 bits are processed with one access to memory and an XOR operation. This optimization is architecture independent (i.e. the software is accelerated on any processor architectures). This method significantly boost the performance at the expense of using more memory. On complex architectures like ARM, the modulo division could be time consuming with respect to an IF condition due to low-level initialization issues. Thus, a further step of which all architecture benefits is restructuring the general work in the following way:
STATE PRBS PACKED_PRBS
0 /** General work**/ 1 for(int i = 0; i < n_data_bytes ; i++) In this way, the modulo division is removed.
Platform Specific Optimization
High speed Single Instruction Multi Data (SIMD) functions are very efficient and allow parallel operations, and their use was proposed in work [16] , [19] , [23] , [36] . They are usually employed for the most critical task requiring acceleration. However, this type of optimization is strictly related to the architecture employed, because it exploits registers and instruction sets intrinsic to the processor. The code written with this method is therefore not portable; because of this, we used it only for the most critical tasks (e.g. to accelerate the Viterbi decoder), and always also keeping (i.e. providing) a generic version suitable for all processors.
At the receiver side, the synchronizer implements the maximum normalized correlation algorithm. This part involves many arithmetic operations at the signal sampling rate (i.e. before packet detector) and the use of accelerators is usually required. For this purpose we used the SIMD functions whose implementation and performance impact on ARM processors are well discussed in [36] . As these functions are architecture dependent, our proposed software provides also a platform-independent (generic) implementation to maintain the code portable. At the software building stage the compiler can choose the SIMD functions if supported on the target platform, otherwise select the generic-implementation counterpart.
We found out that the Viterbi decoder was a significant computational load, and in fact it turns out to be the decoding function requiring the highest computational power at the receiver side. At the beginning, the IEEE 802.11 a/g/p for GNU Radio employed the Viterbi decoder provided by the mathematical library of communication functions (ITpp). However, this straightforward implementation was not efficient for a SDR [37] , and GNU Radio community provided a more performing version of the Viterbi which was actually employed in its DVB-T receiver project, usually referred to as the Karn-Ettus Viterbi [38] . This function has also an accelerated SIMD version, but unfortunately it can run on X86 machine only (i.e. supporting SSE2 instruction set). We adapted and tested the generic version of the Karn-Ettus Viterbi on our IEEE 802.11 a/g/p implementation, and we found that it is still too slow on ARM-based boards, i.e. packet are frequently missed due to overloading. Therefore, we implemented a SIMD accelerated version suitable for ARM processors, by exploiting Neon-technology. Since this optimization is architecture dependent we also maintained the generic version (i.e. Karn-Ettus Viterbi) for all architectures and the SSE2 optimization which can be exploited on X86 architectures.
Results

Software Performance
To assess the performance of single sub-blocks of code within a block -for instance scrambler, convolutional encoder, interleaver and mapping within the block MAPPERwe used the following metric:
where we define the speedup factor F speedup as the ratio between the average processing time T proc,Ex required by the existing code and that, T proc,Prop of the proposed sub-block of code. In other words, T proc is the time required to process a frame in a specific task, averaged over N instances. In the performed test it is evaluated over the processing of 500-Byte frames, and averaged over N = 100 frames. Speedup factors have been obtained for the convolutional encoder, scrambler/descrambler, and interleaver/deinterleiver, which are part of the blocks CODER and DECODE MAC, according to the method presented in Sec. 3.1. The improvements with respect the existing IEEE 802.11 a/g/p for GNU Radio have been reported in Tab. 3.
According to CP profiling of all blocks of Fig. 6 we found the OFDM Carrier Allocator to be the block consuming the majority of the runtime. After the restructuring of the OFDM Carrier Allocator (Sec. 3.1) we obtained a large improvements as reported in Fig. 8 , which illustrates the runtime speedups based on (4).
As shown in Fig. 8 the acceleration increases as the modulation becomes more complex. This is justifiable from the fact that transmitting the same quantity of information, the highest the modulation order the lesser is the frame size (i.e. bytes). This achievement does not saturate buffers along the run-time, as the original code does. This also explains why the latter code has a high execution time that results independent from the modulation employed.
Function
Speedup factor Convolutional Encoder
Tab. 3. Improvements w.r.t. the existing IEEE 802.11 a/g/p for GNU Radio. The results of our proposed Viterbi implementation compared to the others supported by the target platform are reported in Fig. 9 , while a piece of code illustrating the most intensive computational part rewritten with ARM intrinsic functions is reported in appendix.
The improvements obtained from the restructuring of the blocks CODER and DECODE MAC, depicted in Fig. 6 , have inspected with CP which allows to test the overall performance of blocks, instead of sub-blocks. Figures 10 and 11 report the results of this analysis for both existing and proposed blocks when running the software for different packet lengths and modulations. The bar chart shows the percentage of the total runtime (i.e. the number of CPU ticks) during the call to a specific block. We also report the runtime ratio between the existing and proposed blocks (i.e. speedup factor within the bar). The line chart, with secondary axis at the right side, reports the percentage of the buffers full allocated by the inspected block.
The CODER Block analysis, Fig. 10 , revealed a speedup factor around 30× for all modulation orders and packet lengths, while buffers are less busy of a factor of 15.
The DECODE MAC proves an overall speedup factor around 11× which in average persists for all modulation orders and packet lengths. Buffers result less full of a constant factor of 10.
Wireless Communication Link Performance
We begin by noting that the communication performance of IEEE 802.11 a/g/p software has been provided in the work [15] . Since there are no difference in coding/decoding chains which form the IEEE 802.11 waveform there also no significant change in communication performance (including the negligible loss of the demapper). Therefore, we will not address this issue further in our discussion.
The performed tests aim to evaluate the maximum throughput that the proposed implementation achieves in the target low-power platform. The analysis addresses a pointto-point wireless communication between two equal nodes spaced 5 m apart. The characteristic of the single node (transmitter or receiver) is reported in Tab. 4. Proper Radio Frequency (RF) gains have been set to provide a reliable and stable communication for the data rate under test. In view of the results in Sec. 2.1, for the sake of simplicity we have chosen half-duplex communication in these tests. We conducted the tests by stressing the receiver transmitting continuous frames (e.g. broadcasting communication) to validate the tolerance to saturation. We successfully tested the code at F s,max = 2 MHz without encountering issues related to the execution of the code, such as underflow at the transmitter and/or overflow at the receiver, and transmitting with the maximum order modulation (i.e. 64QAM). We also found that the decoder became the bottleneck after such wireless data rate.
Component
For completeness, we performed the same test also with the HACK RF Front-End, however F s,max remained 0.5 MHz as with the initial code (in Tab. 1). With this data we can thus assess the associated maximum bit rate R of the wireless link
where R B is the maximum spectral efficiency, that with the 64QAM modulation of IEEE 802.11 a/g/p is R B = 2.7 bit/s/Hz [39] .
On the transmitter side, we experimentally assessed that the transmitter supported up to 5 MHz sampling rate with the existing software, and 9 MHz sampling rate with the proposed code. This corresponds to a wireless bit rate of 24.3 Mbps for the proposed code, and it is apparent that the link bit rate is limited by the lower sampling rate achievable by the receiver, due to decoding saturation; for our measured data of F s,max = 2 MHz with USRP-B we obtain an overall maximum bit rate of R = 5.4 Mbps in the receiver.
These results can be different with other processors, dependent on the availability of parts of code that can exploit accelerators and the efficiency of the compiler.
Comparison of the existing and proposed code performance have been reported in Fig. 1 and Fig. 12 , focusing only on the (more critical) receiver side. For the sake of readability, in generating these figures we have employed 16QAM modulation instead of 64QAM. At a difference with the results in Fig. 1 , our proposed solution is able to keep the sampling rate (F s,max = 2 MHz) and correctly decode the information.
In conclusion, the wireless communication improvement in transmission rate is measured from the achievable sampling rate F s,max , which is 1MHz for the existing code (Tab. 1), and 2 MHz for the proposed implementation; this corresponds to a two-fold increase in (maximum) transmission rate, from 2.7 to 5.4 Mbps in half-duplex for the 64QAM of the 802.11 standard. There is a likely increase in the transmitter performance, but this is less relevant due to the limitation coming from the receiver. Consumption of both transmitter and receiver have been evaluated by measuring the current absorbed from the Odroid-XU4 through a digital ammeter. The estimation includes the FE which is self-powered through the USB and the operating system that together with the FE establish the power overhead of the idle state. The measurements are reported in Tab. 5. Usually the idle state is used for less time (i.e. when boot and before shutdown), since in a real application scenario, e.g. Wireless Sensor Networks (WSN), great energy efficiency is obtained by turning on the platform when data need to be transmitted and turning off as soon as the communication terminates.
Conclusions and Future Perspectives
This work described an extension of GNU Radio on ARM with a lighter implementation of the IEEE 802.11 a/g/p transmitter and receiver to allow operation on low-power and low-cost boards. To the best of our knowledge, there is no other instrumentation/implementation that provides a full SDR IEEE 802.11 a/g/p with these performance on low-cost ARM-based GPPs, without employing external hardware. Among the extensions of this work, a valuable option to further extend the bandwidth is to bring some computational complexity in the small FPGA of the FE as, for example, the receiver synchronizer or the Viterbi task. Another valuable option could be analysing the code at a very low level (i.e. assembly-ARM to further reduce the required number of operations). 
